Forum Discussion
Altera_Forum
Honored Contributor
Honored ContributorHow to delay in verilog HDL ?
How to delay in verilog HDL in designing?
Altera_ForumHonored Contributor
Honored Contributoryeah same pblm i m facing :(... please tell me how is it possible to provide delay in hardware if we implement it to FPGA ...
