Altera_Forum
Honored Contributor
Honored ContributorHow to delay in verilog HDL ?
How to delay in verilog HDL in designing?
Forum Discussion
Altera_ForumHonored Contributor
Honored Contributorthank you for your reply ,
But am using FPGA so do you know how can i add delay to the output ??
