Forum Discussion
Altera_Forum
Honored Contributor
Honored ContributorHow to delay in verilog HDL ?
How to delay in verilog HDL in designing?
Altera_ForumHonored Contributor
Honored Contributoryes, that will work in simulation.
But it does not work in hardware (FPGA).
