Altera_ForumHonored Contributor16 years agoHow to delay in verilog HDL ? How to delay in verilog HDL in designing?
Altera_ForumHonored Contributor16 years agoHow to delay what? Generally, you should consider a count-down timer.
Recent DiscussionsThermal Resistance for 10M16SCU324A7GIP components used in the design have conflicting settings. Intel PCIE Ftile MCDMAAgilex 3 VCCLSENSE and GNDSENSEAgilex 7 JTAG Config Fails at 1% on Board #2 (Error 18950 / CONF_DONE Low) - But Board #1 WorksEPCQL512 and Remote Update IP ARRIA 10