How to create SPI slave in FPGA when SCLK frequency is of order comparable to FPGA system clock?

I need to design an SPI slave peripheral inside an FPGA that shall be used to communicate with a Microcontroller and configure the behaviour of the FPGA design. I have a few questions. If the F...