Altera_ForumHonored Contributor13 years agoHow to convert latch inferring warning into error during synthesis processHi, I want to convert latch inferring warning into error so synthesis process will be stopped if the latch is inferring during synthesis process. Pls give me guidence. ----vishal patel.
Recent DiscussionsAgilex5 Engineering SiliconDoes direct connection of two AXI4 Masters to DDR Slave support auto-arbitration on Agilex 5?Arria 10: Remote Update Watchdog unpredicted behaviorMAX 10. No 3.0 V Schmitt Trigger I/O standardCYCLONE 10LP Decouple capacitors