Altera_ForumHonored Contributor12 years agoHow to convert latch inferring warning into error during synthesis processHi, I want to convert latch inferring warning into error so synthesis process will be stopped if the latch is inferring during synthesis process. Pls give me guidence. ----vishal patel.
Recent DiscussionsWhy does PTA show zero W for F-tiles in Hierarchical Design EditorFPGA ECCN RequestAGRW027R28A2I2V Thermal ModelAGMF039R47A1E2V Compact Thermal ModelSolvedMAX10 Hitless feature