Altera_ForumHonored Contributor12 years agoHow to convert latch inferring warning into error during synthesis processHi, I want to convert latch inferring warning into error so synthesis process will be stopped if the latch is inferring during synthesis process. Pls give me guidence. ----vishal patel.
Recent DiscussionsMAX10 RSU upgrade succeeds, but device boots Factory image instead of ApplicationArria 10: Remote Update Factory Fallback won't work & Watchdog does not triggerMax10 FPGA Programming with .pof fileAbout ALTIOBUF simulationDifferent FPGA model shows: DEV-AGM039EA