how to constrain routing in cyclone fpga?

--- Quote Start ---

hi...

i want my placement and routing in the fpga to be constant whenever i do some change in some code anywhere in the project.

please suggest me how to achieve it?

--- Quote End ---

Hi,

questions is what do you want to achieve. In my point of view there are two reasons:

1. Difficulties to achieve timing closure

2. Reduction of compilation times

Kind regards

GPK