How to constrain a clock coming from HPS as input clock to FPGA?

Hi I am Using Cyclone V SoC 5CSXFC6C6U23I7. to build the system I have used HPS output clock for FPGA. so there is no clock PIN I have used in My design from FPGA side. Hence I am unable to ap...