How to Achieve Independent Control of LUT Outputs in Agilex 5 FPGAs?

I was reading through this discussion: https://community.intel.com/t5/Programmable-Devices/Agilex-5-LUTs/td-p/1647817 It made me wonder, When configuring LUTs in Agilex 5 FPGAs using the carry ch...