Forum Discussion

New Contributor

4 years ago

How do I transmit data at 1.434 Gbps in diff SSTL-12 in Cyclone 10 GX?

I hope to use a Cyclone 10 GX device to generate and transmit data at 1.434 Gbps (see my post https://community.intel.com/t5/Programmable-Devices/Does-Cyclone-10-GX-general-purpose-support-1-434-Gbps...

AminT_Intel

Regular Contributor

4 years ago

Hello,

The maximum achievable I/O frequency is different for each I/O standard and is depends on design and system specific factors. Ensure proper timing closure in your design and perform HSPICE/IBIS simulations based on your specific design and system setup to determine the maximum achievable frequency in your system.

Thank you.

Twincreeks
New Contributor
4 years ago
Dear AminT_Intel,

Thank you for your reply. What is the highest data rate I can achieve with Cyclone 10 GX general purpose I/O pins in diff SSTL-12 standard and how can I achieve that data rate?
- AminT_Intel
  Regular Contributor
  4 years ago
  Hello,
  
  My previous answer will also be applied to this question. You can refer to these two documents for your design guidelines:
  1. https://www.intel.com/content/dam/www/programmable/us/en/pdfs/literature/hb/cyclone-10/c10gx-51003.pdf
  
  2. https://www.intel.com/content/dam/www/programmable/us/en/pdfs/literature/hb/cyclone-10/c10gx-51002.pdf
  
  Thank you.
  - AminT_Intel
    Regular Contributor
    4 years ago
    We do not receive any response from you to the previous question/reply/answer that I have provided. This thread will be transitioned to community support. If you have a new question, feel free to open a new thread to get the support from Intel experts. Otherwise, the community users will continue to help you on this thread. Thank you.

Forum Discussion

How do I transmit data at 1.434 Gbps in diff SSTL-12 in Cyclone 10 GX?

Recent Discussions

Worst-Case Completion Time for PLL Dynamic Phase Shift (PHASESTEP → PHASEDONE)

Cannot access SSLC portal for Questa License

Why does PTA show zero W for F-tiles in Hierarchical Design Editor

FPGA ECCN Request

AGRW027R28A2I2V Thermal Model