How can we add our own recipes to meta-intel-fpga layer to build rootfs

Question

Hi,I am following the below documentation to build custom linux image for Arria10 SoCDK. Initially, I  followed the steps mentioned in the documentation to get familiarize with the process and the image size turned out to be 82MB. After adding the custom recipes in rootfs--&gt;meta-intel-fpga layer and custom dts whie building kernel image, I rebuilt the image, but the size of the image remains unchanged. I am not sure if I followed correct steps in adding recipes? Any help would be appreciable.ThanksSai

jeet14 · Answer

Hi,Please follow the below link for understanding and creating custom/own layer using the yocto. https://docs.yoctoproject.org/dev-manual/layers.htmlAlso, please follow the below link for how to customize image using the local.conf file.https://docs.yoctoproject.org/dev-manual/customizing-images.html#RegardsTiwari

sgannava · Answer

Hi Tiwari,Thanks for the responseI have added my files as recipes in meta-intel-fpga layer itself without creating a new layer. Now I do not need to add/edit any layer .conf file as well. Hope that is also fineThanksSai

jeet14 · Answer

Hi,Its fine you can use the same layer.https://github.com/altera-opensource/meta-intel-fpga-refdes/blob/master/recipes-gsrd/socfpga-gsrd-apps/socfpga-gsrd-apps_1.0.bbadd you application in above socfpga-gsrd-apps_1.0.bb file and add your application source code in below-https://github.com/altera-opensource/linux-refdesignsRegardsTiwari

jeet14 · Answer

Hi,I believe your inquiry has been answered. With that now, I transition this thread to community support. Thank you.Best regards,Tiwarip/s: If any answer from the community or Intel Support are helpful, please feel free to give best answer or rate 4/5 survey.

Forum Discussion

How can we add our own recipes to meta-intel-fpga layer to build rootfs

4 Replies

Recent Discussions

Bidirectional pin USB_RX with a pseudo-differential I/O standard must use the OEIN port of the node

Quartus Prime Pro 25.1 fatal error during fitter: Windows "Efficiency mode" required

Inquiry regarding purchasing FPGA licenses

Cyclone 10 LP's Extended Industrial parts

Agilex 7 F/I Series True Differential Input Termination