Forum Discussion

Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
15 years ago

How can i use LVDS pins which are not on the edge

Hi,i'm using EP3C55F484.To connect with high speed adc,I need 24 pairs LVDS pins as receiver.The bank 5 and 6 is used. Now i'm placeing 100 Ohms terminal resistance around these LVDS pins.However...
Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
15 years ago

Right, bottom side placement is the ultimate solution for bypass capacitors and termination resistors. In my view, it can't be hardly avoided for high speed designs. With 1 mm pad grid of FPGA packages, they can be either placed between vias, or even more elegant exactly at plugged vias in case of adjacent pins, which is possible with most supply pins and many differential pairs.