How can I generate a reset signal?

Many IC need a reset signal to initialation, but when I write codes in FPGA, the Quartus will stick the signal to a fixed level, the code is as below: input clk; output reset; reg reset;...