NShan12Occasional Contributor4 years agoHold timing fail on a 2FF synchroniser Hello, I have a 2FF synchroniser for an active LOW asynchronous write signal driven by a Microcontroller. The code is as below: PROCESS (clk, clearn) BEGIN IF clearn = '0' THEN wr...Show More
SyafieqSSuper Contributor4 years agoNaveen,Are you able to constraint the asynchronous clock using the suggested constraint?
Recent DiscussionsAbout floating voltage of the Agilex 3 power on resetLooking for the Document ID 854068Suggestion of carry chain type TDC of Cyclone 10 GX FPGA chipsIP components used in the design have conflicting settings. Intel PCIE Ftile MCDMAImplementation of lower data rate.