Forum Discussion

Occasional Contributor

4 years ago

Hold timing fail on a 2FF synchroniser

Hello, I have a 2FF synchroniser for an active LOW asynchronous write signal driven by a Microcontroller. The code is as below: PROCESS (clk, clearn) BEGIN IF clearn = '0' THEN wr...

SyafieqS

Super Contributor

4 years ago

Naveen,

Are you able to constraint the asynchronous clock using the suggested constraint?

Forum Discussion

Hold timing fail on a 2FF synchroniser

Recent Discussions

Avalon-ST configuration with Agilex 3 fails

Cyclone IV E – PLL Power Track Width Recommendation Clarification

Operating temperature for 10M08DCF256A7G

System PLL of Agliex5 PCIE example design cannot be locked after configuration

Download links not working