hierarchical object access in verilog

Hi, I have hierarchical object access in my RTL. During Synthesis i am getting the below error as shown below; Error (10207): Verilog HDL error at cust_xmr.v(20): can't resolve reference...