Altera_ForumHonored Contributor11 years ago[HELP!!!!]anyone can give me a design example of ddr2 controller in Cyclone IV Eddr2 controller of altmemphy ddr2:MT47H32M16-25E FPGA:Cyclone IV EP4CE40F23C8 I don't know how to configure the time parameter of ddr2 controller.
Recent DiscussionsArria 10: Remote Update Factory Fallback won't work & Watchdog does not triggerWorst-Case Completion Time for PLL Dynamic Phase Shift (PHASESTEP → PHASEDONE)EMIF Pin Assignment for Agilex 7 FPGA I-Series DevKit (DK-DEV-AGI027R1BES)carry chain tdcAgilex5 - Timings configuration