Forum Discussion
Altera_Forum
Honored Contributor
Honored ContributorHelp with statemachine/verilog
Hello to everyone, i am having a lot of trouble to work with state machines using verilog! here is my code
module maquina_irig
(
clk_mi,
rstn_mi,
zero_mi,
...
Altera_ForumHonored Contributor
Honored Contributor --- Quote Start --- but now my state machine has 20 states, where 10 of them is just a replicated state --- Quote End --- The other option is to use hiearchical state machines, in this case a simple sub state machine to perform a particular action, that is needed multiple times.
