Forum Discussion
Altera_Forum
Honored Contributor
Honored ContributorHelp with statemachine/verilog
Hello to everyone, i am having a lot of trouble to work with state machines using verilog! here is my code
module maquina_irig
(
clk_mi,
rstn_mi,
zero_mi,
...
Altera_ForumHonored Contributor
Honored ContributorQuartus II has a template menu option with some state machine implementations that you can look at. With a verilog or VHDL file open got to Edit --> Insert Template and choose the one you want to use.
