Help with constraining source synchronous and system synchronous combination

Hello, I have the following system that is sadly not modifiable anymore : The pin names are the same as the 'signal' names. So what we have is an FPGA that is clocked by the REF_CLK, which g...