Forum Discussion

Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
16 years ago

Help using verilog files in Quartus

Hi, I’m a beginner using FPGAs and also programming in Verilog or VHDL. I have two Verilog files created in the same Quartus 9.0 project, lets say file A and file B. File B finishes a process tha...
Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
16 years ago

Depending on what you are doing, you may not need to do this at all. If for instance all you are doing is referencing other modules, the tool (Quartus) will automatically find the other module assuming you've set up your project paths and files appropriately.

A "`include" directive is like copying and pasting the code from the other file into the present file.

Jake