Help using verilog files in Quartus

Hi, I’m a beginner using FPGAs and also programming in Verilog or VHDL. I have two Verilog files created in the same Quartus 9.0 project, lets say file A and file B. File B finishes a process tha...