Help on creating interface between nios processro system with verilog logic

Hi all, I am using nios processor system with some pheripherals and a verilog logic(I got that verilog code from opencores ) in my design.My goal is to send signals (data) from my nios processor t...