Forum Discussion
Altera_Forum
Honored Contributor
Honored ContributorHelp for counter programme
Design a 4-bit up/down counter with synchronous counting and asynchronous master reset. Write a VHDL design description of the counter based on the following criteria: a) The counter in...
Altera_ForumHonored Contributor
Honored Contributori don't get what u mean by enable has to be inside clk edge
