Altera_ForumHonored Contributor15 years agoHelp about Verilg error 10663 I got some source code, if I directly compile it without any change, the compilation is successful. If I make any change, even just delete one space in the comments part, and compile it again, it wil...Show More
Recent DiscussionsCyclone 5 SoC FPGA Bank Supply PrerequisiteAGILEX 5 Migration issueTo INTEL - Request for Compliance Data from Analog Devices, IncArria 10 GX RX max intra-differential pair skewMAX10 Bitstreams Authentication