Altera_ForumHonored Contributor15 years agoHandling large amount of Data between modules in Verilog Hi all, I want to handle large amounts of data between Modules. I somehow need to connect up to 1024 inputs and 1024 outputs which are [16:0] width each. For the moment, the only solution ...Show More
Recent DiscussionsQuartus Prime Pro 25.1 fatal error during fitter: Windows "Efficiency mode" requiredInquiry regarding purchasing FPGA licensesCyclone 10 LP's Extended Industrial partsAgilex 7 F/I Series True Differential Input TerminationSolvedAgilex 7 F Series Transceiver Pins Allowed Voltages During Powerup/When UnpoweredSolved