Forum Discussion

Honored Contributor

15 years ago

Generating normally distributed random numbers

Hi, Does anyone have any tips regarding how to generate normally distributed pseudo-random numbers in Verilog or VHDL? Any help would be most appreciated. Regards

Altera_Forum

Honored Contributor

15 years ago

a nice looking VHDL package that can create a signal with a normal distribution:

http://read.pudn.com/downloads111/sourcecode/asm/459855/random1.vhd__.htm

Forum Discussion

Generating normally distributed random numbers

Recent Discussions

JTAG Chain Broken on Agilex 7-I Dev Kit

Cyclone-V SCFIFO - adding ECC to M10K/MLAB/Auto memory

Will serialization factor of 6 in LVDS serdes IP be supported in the future on Agilex5?

System PLL of Agliex5 PCIE example design cannot be locked after configuration

Request for Cyclone V Pinout File Information