Forum Discussion

Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
14 years ago

Generate patterns through CPLD(MAXII)?

I'm new to FPGA/CPLD. Could any one help me? I'm wondering if I can use CPLD/FPGA to generate some patterns to output pins? This is for some simple test purpose. For example, under 50MHz clo...
Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
14 years ago

Hi Cliff,

--- Quote Start ---

I tried lpmshiftreg in Megafunction of QuarterII and it works finally.

--- Quote End ---

Great! But take the time to look at the Modelsim simulation example too. Its a very powerful tool, and worth learning.

--- Quote Start ---

Thanks for your patience replying me so many questions.

--- Quote End ---

You're welcome.

Cheers,

Dave