Forum Discussion

Honored Contributor

13 years ago

Gate timing simulation with ModelSim Altera

Dear all, I'm using quartusII to synthesize my design. I want to run gate-timing-simulation with ModelSim-Altera. I did the following steps : 1- Synthesize design with Quartus II 2- ...

Altera_Forum

Honored Contributor

13 years ago

One trick when working with the Modelsim_ASE version is to make sure you select the verilog version of the altera libraries. Just add a _ver to the end of the library name.

Here is a little tutorial I put together for a Cyclone IV on the DE0-Nano, maybe it's helpful to you:

idle-logic.com/2011/12/04/using-modelsim-with-quartus-ii-and-the-de0-nano/

Forum Discussion

Gate timing simulation with ModelSim Altera

Recent Discussions

JTAG Chain Broken on Agilex 7-I Dev Kit

Agilex 5 Power

Issue with configuring EPCQ64A & Cyclone10LP using NiosV as processor.

Agilex5 A5EB013BB23BE4S BSDL

Quartus Prime Pro 25.1 fatal error during fitter: Windows "Efficiency mode" required