Altera_ForumHonored Contributor14 years agoGate timing simulation with ModelSim Altera Dear all, I'm using quartusII to synthesize my design. I want to run gate-timing-simulation with ModelSim-Altera. I did the following steps : 1- Synthesize design with Quartus II 2- ...Show More
Recent DiscussionsImplementation of lower data rate.eFUSE : Agilex F series and AGilex I series PCIe cardIP components used in the design have conflicting settings. Intel PCIE Ftile MCDMAEP4CGX22CF19C8N Failure Short D8 to C8Cold Temperature Issue