Forum Discussion

Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
16 years ago

Fusion an Display with FPGA

hello, I am trying to display a fusion of 2 cameras on PC Screen. I can display a image of each camera on screen. a Fusion is a simply Addition of two Pixel Grayvalue. that problem is my S...
Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
16 years ago

for reference:

1 M9k can store 512 x 16 bit data words.

Therefore, with a basic and easy addressing scheme at 640 pixels per line and 480 line you need

2x M9k per line

480 lines

= 960 x M9k.

The largest Arria 2 device has 950

largest Cyclone 4 has 720

Stratix 4 has about ~1000 to 1200 M9Ks but also has larger M144ks

So a simple addressing scheme wont do. Even if you made the addressing more efficient, you're going to lose >50% of your internal memories to a frame buffer.

Lesson - any large data dumps are usually best done off chip.