Altera_ForumHonored Contributor18 years agoFunctional simulation problem I wrote my first design in AHDL and it complied fine. When i did the functional simulation. I added various nodes in the simulation which contained both Input/Output pins and buried registers. My pro...Show More
Altera_ForumHonored Contributor18 years agoAre you generating a functional netlist after compilation?
Recent DiscussionsPart Status requestAgilex 7 DDR4 Reset and ADDR/CMD Clock PCB Implementation Documentation DiscrepancyVcm for the clock input pins of agilex5 E-series FPGA A5ED065BB32AE5SR0Arria 10: Remote Update Factory Fallback won't work & Watchdog does not triggerIBIS models GTS banks agilex 5E