Altera_ForumHonored Contributor14 years agoFrequency management on MAX V CPLD Hi, I just start working on Altera CPLD MAX V. I'm working on high speed system and i need an operating frequency on the range of 50MHz to 80 MHz to control a high speed LED's. The problem is that...Show More
Altera_ForumHonored Contributor14 years ago@FVM: Hi, Yes, I did read that post and that's why I launch a new threads about,
Recent DiscussionsAgilex 3 PLL in Source Synchronous mode ?writing a word to cfm1 using on chip flash ip on max10MAX10 FPGA IOs not entering Tri-state (Hi-Z)To INTEL - Request for Compliance Data from your customerPower-Down Sequence Requirements for the Agilex 7 F-Series(2x F-Tile) Devices