Forum Discussion
Altera_Forum
Honored Contributor
Honored Contributorfreeze root of all design after every change in it
Hi, I am implementing a communication system on the 114 k logic cyclone IV FPGA using Quartus 11.1 and My design use 80% of the chip. adding or removing every block to design can result to destroy...
Altera_ForumHonored Contributor
Honored ContributorOk. Many thanks for your answers. How can i recognize that destroyed design after compilation was related to tsu and thold or root result? How can i recognize defect of compilation?
