Forum Discussion

Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
12 years ago

FPP fails

Hi, I am using a MAX-II Cpld to fulfill the FPP configuration for a Cyclone4gx fpga. The cpld is designed with a flash loader (full function). It was working in my previous design. this time in my...
Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
12 years ago

No, i did not change any design and pinout in CPLD.

Good reminder of the license issue! I have recently upgraded the Quartus to v13.1 by new license. I've recompiled the CPLD and now the CPLD looks properly configured and i can see the programer can program the flash memory. Unfortunately it stops at the beginning of CRC verification. I do not know why. Any clue? Thanks very much!