Altera_ForumHonored Contributor12 years agoFPGA-to-HPS SDRAM Interface blocks whole HPS Hello, I have configured in QSYS f2h_sdram0 as Avalon-MM Bidirectional with a width of 64 bits. Whatever I connect to this interface, blocks the HPS when I run "run bridge_enable_handoff" in ...Show More
Recent DiscussionsArria 10: Remote Update Factory Fallback won't work & Watchdog does not triggerWorst-Case Completion Time for PLL Dynamic Phase Shift (PHASESTEP → PHASEDONE)EMIF Pin Assignment for Agilex 7 FPGA I-Series DevKit (DK-DEV-AGI027R1BES)carry chain tdcAgilex5 - Timings configuration