Forum Discussion

Honored Contributor

12 years ago

FPGA-to-HPS SDRAM Interface blocks whole HPS

Hello, I have configured in QSYS f2h_sdram0 as Avalon-MM Bidirectional with a width of 64 bits. Whatever I connect to this interface, blocks the HPS when I run "run bridge_enable_handoff" in ...

Altera_Forum

Honored Contributor

11 years ago

Oh, that's not what I meant. If you automatically configure the FPGA via u-boot: (http://www.rocketboards.org/foswiki/documentation/gsrd131programmingfpga#fpga_configuration_from_u_45boot) , you would not need to do the warm HPS reset step! :)

Forum Discussion

FPGA-to-HPS SDRAM Interface blocks whole HPS

Recent Discussions

Arria 10: Remote Update Factory Fallback won't work & Watchdog does not trigger

Worst-Case Completion Time for PLL Dynamic Phase Shift (PHASESTEP → PHASEDONE)

EMIF Pin Assignment for Agilex 7 FPGA I-Series DevKit (DK-DEV-AGI027R1BES)

carry chain tdc

Agilex5 - Timings configuration