Forum Discussion
Altera_Forum
Honored Contributor
14 years agoYou can do it that way, since it's one bit. Open your Verilog file in Quartus and go to Edit -> Insert Template -> Verilog -> Full Designs and there should be some inferred memory examples.