Forum Discussion
1 Reply
- Altera_Forum
Honored Contributor
All the logic is implemented in look up tables. So no actual gates are created, the output of each LUT is just the result of N inputs addressing into the LUT.
Hi,
Im wondering why does the FPGA have lookup tables? What do they do? :confused:All the logic is implemented in look up tables. So no actual gates are created, the output of each LUT is just the result of N inputs addressing into the LUT.