Forum Discussion
Altera_Forum
Honored Contributor
Honored ContributorFPGA Hard Memory Controller ODT Pin
We are connecting two DDR3 SDRAM ICs to a Cyclone V 5CEFA9F31. Our application only requires one ODT signal. However, there are two hard memory controller pins (T_ODT_0 and T_ODT_1). Can we use either one, or do we need to use a specific pin when we only use one signal?
2 Replies
Altera_ForumThe dramodt section on pages 4-45 and 4-46 in the External Memory Interface Handbook Volume 3 seems to indicate that any combination of ODT[0] and ODT[1] can be configured to be asserted for CS0 and CS1. Is that correct?
- Altera_Forum
No one has been able to help me with this question yet. Is there anyone who can help me with this ODT pin question?
