NavaneethNew Contributor3 years agoFPGA giving out partial answer Hi, We expect 9216 bytes of data as output from the FPGA, but we only get 1536 bytes of data. We have thoroughly verified our logic design using the ASE Simulator wherein we are correctly obtainin...Show More
Recent DiscussionsPower-Down Sequence Requirements for the Agilex 7 F-Series(2x F-Tile) DevicesRegarding Power-Up Sequence for Agilex 5Cyclone V SoC 5CSXC6 Series GXB Utilization and LimitationsHow to tell Quartus my Arria10 target system CLKUSR frequency is 100MHz?Agilex 3 PLL in Source Synchronous mode ?