Forum Discussion
Altera_Forum
Honored Contributor
11 years ago --- Quote Start --- Hello, i had the same problem few months ago. The problem was that the FPGA held the HPS in reset. The HPS have more than one(internal) Reset pin. Set them all to the right level. --- Quote End --- Which pin were you talking about? Can you point me to any relevant document?