Altera_ForumHonored Contributor15 years agoFloading Point divider, throughput/latency Hi all, I'm considering using the floading point blocks available from Altera in a design I have. Throughput is a top priority as I'm doing complex image transformation for high speed application...Show Moremultiple-attachments.zip4.8 MB
Altera_ForumHonored Contributor15 years agoAll data in the testbench waits for the rising edge of the clock, so input should be safe.
Recent DiscussionsAgilex 5 PowerAgilex 5 Sulfur Partial Write Issue on F2H ACE‑Lite I/F (256‑bit) with AXI Master of 128‑bitCyclone 10 LP's Extended Industrial partsQuartus Prime Pro 25.1 fatal error during fitter: Windows "Efficiency mode" requiredQuartus Pro simulation libraries for Riviera Pro