fixed delay chain & periphery clock

Hi, I am trying to implement a fixed delay on CLK path. Basically the CLK is DDR DQS to my DUT. I have used LCELL logic to implement the delay I require but this delay is changing with e...