Forum Discussion

Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
15 years ago

Fitter ignoring PLL compensation assignment as invalid

Hi all, Fitter ignoring PLL compensation (source synchronous mode) assignment as invalid. Any ideas as to why this may be happening? I am using Quartus v 10.1
Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
15 years ago

In ALTLVDS_RX megafunction, the PLL mode is set to source synchronous mode and the clock is aligned to the centre of the data window at capture point. These settings cannot be changed (I can confirm that this is true in version 10.1). ALTLVDS is not available in Quartus 10.1, you have ALTLVDS_TX or ALTLVDS_RX. Perhaps you are using an older version.