Altera_ForumHonored Contributor11 years agoFIR Compiler II TDM Problems Hello I' working for the first time on a simple single rate FIR filter implementation with a 13 Bit input data stream. The filter works fine when I use the same frequency for the FIR clock and ...Show More
Altera_ForumHonored Contributor11 years agoI tried it out and now the filter works perfectly. Many thanks for your help!!!
Recent DiscussionsCyclone-V SCFIFO - adding ECC to M10K/MLAB/Auto memoryWill serialization factor of 6 in LVDS serdes IP be supported in the future on Agilex5?System PLL of Agliex5 PCIE example design cannot be locked after configurationJTAG Chain Broken on Agilex 7-I Dev KitRequest for Cyclone V Pinout File Information