Altera_ForumHonored Contributor11 years agoFIR Compiler II TDM Problems Hello I' working for the first time on a simple single rate FIR filter implementation with a 13 Bit input data stream. The filter works fine when I use the same frequency for the FIR clock and ...Show More
Altera_ForumHonored Contributor11 years agoI tried it out and now the filter works perfectly. Many thanks for your help!!!
Recent DiscussionsDK-DEV-AGI027-RA QSPI Verification FailsCyclone 5 SoC FPGA Bank Supply PrerequisiteAGILEX 5 Migration issueTo INTEL - Request for Compliance Data from Analog Devices, IncArria 10 GX RX max intra-differential pair skew