FIFO implementation

Question

Hello Friends,

I am trying to implement a FIFO in the Altera modelsim. Is there any built in primitive for the Arria2GX device that I can use readily ?Can I use the M9K memory block for such an use? If yes , how do I implement this in HDL code using some primitives? I need to design a 36-bit Wide by 512 Deep 18KB FIFO. Is it possible to do so in the SOPC buider? If so, pointers would be greatly appreciated.

Regards,

Vinod.

altera_forum · Answer

no modelsim 6.5 AE(altera edition)

altera_forum · Answer

So which Modelsim[/I][/I] you are using then?

altera_forum · Answer

ModelSim ALTERA STARTER EDITION 6.5e

altera_forum · Answer

You can do it on the megawizard and then integrate inside of the SOPC with the "add component"

Forum Discussion

FIFO implementation

4 Replies

Recent Discussions

Agilex 7 F Series Transceiver Pins Allowed Voltages During Powerup/When Unpowered

LTC Connector DE10-Standard FPGA

QSPI DDR Interface with Cyclone10LP: Maximum frequency

System PLL of Agliex5 PCIE example design cannot be locked after configuration

MAX 10 FPGA POR trip Levsl and tRAMP