Forum Discussion

Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
15 years ago

fast adc connect to cyclone ii

I have a 250M sample rate ADC ( AD9481 , two 8 bit output channels) connect to cyclone II EP2C8Q208C8 , two of their pins ( DCO+ and DCO-, their clock is 60M) are differential output are connect to d...
Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
15 years ago

You would normally use DDIO registers to combine port A and B to a single 250 MBPS signal. Read about the Quartus altddio_in block. But depending on how you want to process the data in your FPGA, you possibly may want to leave both streams apart.