Forum Discussion

Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
10 years ago

Facing problems in constraining Negative Setup Slack

Hello all, I am facing problems in constraining Negative Slacks (for a 50Mhz clock and 150MhZ clock both generated clocks). I had a negative slack of -59 which was because of using a 44_24 LPM ...
Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
10 years ago

If you want to change latency of divider IP you need to change your design.. also if you insert registers between path you have to edit your design.. there is no simply way to solve it.

With SDC you can ignore timing failure but just ignore (false_path command).. then your design may not works. Also multicycle.. is like ignoring if your design don't consider it.