Forum Discussion

Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
8 years ago

Error:I/O std LVDS on output I/O pin cannot have Termination logic option setting

Hi, I have created simple schematic design [consists of 4-bit counter and Ibufout-diff [from IP catlog]. While compilation, it`s showing error. one more issue is, i have assigned only...
Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
8 years ago

--- Quote Start ---

I don't see any output pins on your schematic design

--- Quote End ---

I am new to Altera Quartus. Doing LVDS testing from Altera Cyclone to Xilinx Board. Can anyone conform whether my block design is right or wrong. Design Flow sending input from 4-bit counter to single-ended input and differential output Alter buffer. Then passing differential output LVDS signal from Cyclone V board to Xilinx Custom Board. I tried lot but it is not working. So, anyone please guide me.