Forum Discussion

Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
14 years ago

Error:Connected system timestamp not found on target at expected base address.

Hi, I'm fairly new to FPGA programming, please bear with me. I tried to use Nios II and Quartus II 10.1 on Windows 7(64 bit) to programme a Altera DE2-70 board. I basically followed the...
Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
14 years ago

thank you for your suggestion

I tried your command and it gives me the following error

% [processor_stop $mast]

error: java.lang.RuntimeException: com.altera.systemconsole.internal.plugin.jtag.oci.Nios2DebugException: Target is broken and needs to be reset

while executing

"processor_stop $mast"

invoked from within

"[processor_stop $mast]

I guess the problem might come from reset which is not set to high in my SOPC since the board I think is active low. But How may I set it high? Thank you.